MSL ZL30270LDG1S - MSL FPGA INC 專門從事 MSL MEISHILONG 可編程邏輯器件 FPGA 的設計與製造


Product Number	MSL ZL30270LDG1S
Category	應用特定時鐘抖定時
Package	48-VQFN（7x7）
Packing Method	託盤
Description	6-OUTPUT CLOCK GENERATOR (APLL-O
Parameters	PLL:是\|主要用途:記憶體，PCI Express（PCIe），SONET/SDH\|輸入:CMOS，晶體\|輸出:CMOS，LVDS，LVPECL\|電路數:1\|比率 - 輸入:3：6\|差分 - 輸入:無/是\|頻率 - 最大值:750MHz\|電壓 - 供電:1.71V ~ 1.89V，3.135V ~ 3.465V\|工作溫度:-40°C ~ 85°C（TA）

Product Number

MSL ZL30270LDG1S

Category

應用特定時鐘抖定時

Package

48-VQFN（7x7）

Packing Method

託盤

Description

6-OUTPUT CLOCK GENERATOR (APLL-O

Parameters

Contact Us:

MSL FPGA INC (USA)
Registered Address: 1312 17th Street Unit #2199, Denver, CO 80202
Email: mslus@mslsemi.com

MSL FPGA PTE. LTD. (Singapore)
Registered Address: 91 Bencoolen Street #12-03, Sunshine Plaza, Singapore 189652
Email: mslsingapore@mslsemi.com

Meishilong Technology Co., Ltd. (Hong Kong)
Registered Address: Rm A1-13, Blk A 3/F, Yee Lim Industrial Centre, 2-28 Kwai Lok Street, Kwai Chung NT, Hong Kong
Email: mslhk@mslsemi.com

Meishilong Technology (Shenzhen) Co., Ltd.
2603M, Dingcheng International Building, No.7 Zhonghang Road, Huahang Community, Huaqiangbei Street, Futian District, Shenzhen
Email: mslchina@mslsemi.com

Message

Online Message