MSL LV5609V-MPB-E - MSL FPGA INC 專門從事 MSL MEISHILONG 可編程邏輯器件 FPGA 的設計與製造


Product Number	MSL LV5609V-MPB-E
Category	應用特定時鐘抖定時
Package	20-SSOP
Packing Method	管件
Description	IC CLOCK DRIVER VERT 20SSOP
Parameters	PLL:無\|主要用途:CCD\|輸入:CMOS\|輸出:CMOS\|電路數:1\|比率 - 輸入:7:5\|差分 - 輸入:無/無\|頻率 - 最大值:-\|電壓 - 供電:2V ~ 5.5V\|工作溫度:-20°C ~ 80°C

Product Number

MSL LV5609V-MPB-E

Category

應用特定時鐘抖定時

Package

20-SSOP

Packing Method

管件

Description

IC CLOCK DRIVER VERT 20SSOP

Parameters

Contact Us:

MSL FPGA INC (USA)
Registered Address: 1312 17th Street Unit #2199, Denver, CO 80202
Email: mslus@mslsemi.com

MSL FPGA PTE. LTD. (Singapore)
Registered Address: 91 Bencoolen Street #12-03, Sunshine Plaza, Singapore 189652
Email: mslsingapore@mslsemi.com

Meishilong Technology Co., Ltd. (Hong Kong)
Registered Address: Rm A1-13, Blk A 3/F, Yee Lim Industrial Centre, 2-28 Kwai Lok Street, Kwai Chung NT, Hong Kong
Email: mslhk@mslsemi.com

Meishilong Technology (Shenzhen) Co., Ltd.
2603M, Dingcheng International Building, No.7 Zhonghang Road, Huahang Community, Huaqiangbei Street, Futian District, Shenzhen
Email: mslchina@mslsemi.com

Message

Online Message